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Abstract—This paper presents an isolated single-stage SEPIC-
flyback ac-dc converter for supplying light emitting diode (LED) 
that can eliminate electrolytic capacitor adoption. The Single 
Ended Primary Inductor Converter (SEPIC) converter performs 
the power factor correction (PFC) function, while the flyback 
converter regulates the DC stage and provides circuit isolation 
for LED protection. This paper analyses the operation of the 
proposed LED topology and verifies the performance of the 
circuit using PSCAD simulation. The converter achieved a high 
power factor, low total harmonic distortion and low output 
voltage ripple. The proposed circuit also obtained voltage below 
450 V across the storage capacitor, allowing low voltage rating 
components employment. 
 
Index Terms—AC-DC Converter; Non-Electrolytic Capacitor; 




Recently, light emitting diode (LED) has succeeded in placing 
itself as a promising light source for general solid-state 
lighting applications. One of the most significant features of 
the LED as compared to the conventional lightings such as 
incandescent lamp and fluorescent lamp is its longevity. By 
comparison, a fluorescent lamp exhibits five times longer 
operating lifetime than the incandescent lamp, between 7,500 
and 30,000 hours but still much lower as compared to the 
minimum lifetime of the LED which is between 35,000 and 
50,000 hours [1].  
The LED lighting connected to the ac main requires an ac-
dc power converter because the LED operates on dc voltage. 
A conventional diode rectifier however causes poor power 
factor and high harmonics at the input current. Therefore, 
power factor correction (PFC) is necessary to ensure that the 
power factor comply with standards such as the Energy Star 
that specifies a power factor of more than 0.9 for commercial 
of the LED driver [2]. 
 
Table 1 




[% of Fundamental Wave] 
2 2 





13≤n≤39 (Odd Harmonics Only) 3 
λ is the circuit power factor 
Table 2 








Electrolytic <10,000 1μF – 12mF 
Polyester Film >100,000 10pF - 80μF 
Ceramic >100,000 10pF - 10μF 
 
Table 1 shows the limits for various low order harmonics up 
to 39th order harmonics, which are based on IEC-6100-3-2  
Class C standard regulation for lighting equipment [3]. 
Reviews from [4-6] show that a unity power factor and low 
THD can be achieved through a single-stage LED driver 
solution. The drivers are particularly attractive for their 
compact size and implement only one semiconductor switch. 
However, an electrolytic capacitor is adopted inside the 
system in order to prevent the unbalanced power between the 
sinusoidal input power and constant output power over half 
the line cycle.  
Table 2 shows the comparison for three types of dc-link 
capacitors, which are the electrolytic, polyester film, and 
ceramic capacitors [7]. Installing an electrolytic capacitor that 
has a lifetime of less than 10,000 hours will eventually reduce 
the lifetime of the LED system. Moreover, an increase at 10oC 
in operating temperature will shorten the electrolytic capacitor 
lifetime to half [8]. This justifies the motivation to eliminate 
an electrolytic capacitor from the LED driver. The polyester 
film or the ceramic capacitor is favourable as it has a longer 
lifetime than the electrolytic capacitor. However, the available 
capacitance range is limited. A cascaded dc-dc converter is 
usually employed on the second stage of the driver to obtain 
ripple-less output voltage so that lower capacitance value 
could be used, and polyester film or ceramic capacitor can be 
selected. However, it compromises on the controller scheme 
complexity, low conversion efficiency and increases the driver 
volume [9,10]. 
    A non-electrolytic capacitor has been employed in a single-
stage structure integrating the power factor corrector (PFC) 
stage and dc-dc output voltage regulation stage in a single 
power conversion stage [11-15]. In [11], the single-stage ac-dc 
converter output voltage ripple is reduced by intentionally 
distorting the input line current. As a consequence, the output 
dc-link capacitance is lowered. However, a complex third 
harmonic injection control method need to be implemented to 
achieve the power factor of unity. The other method is to use 
the feedforward control as proposed in [12] and [13], however 
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the overall cost of the LED driver is expensive due to the 
microcontroller adoption. Authors in [14] use analogue 
devices to achieve the feedforward function with reduced 
complexity and price. The output current ripple is 
approximately 15%-20%. Nevertheless, there is trade- off 
between the output capacitor value and THD. The converter 
contains THD more than 20% if the output capacitor is less 
than 10μF. Another single-stage non-electrolytic ac-dc 
converter which integrates boost converter with half- bridge 
resonant inverter can achieve maximum efficiency of 93.14% 
[15]. However, two switches on the half-bridge inverter and 
four extra diodes at the resonant output side increase the 
converter size and decrease the system reliability. 
In this paper, a simple isolated single-stage single-switch 
SEPIC-flyback converter as shown in Figure 1 is proposed. 
The proposed converter topology draws a high power factor 
line current, has a low THD and low dc voltage ripple even 
with a small capacitance value. The next section presents the 
configuration of the proposed circuit and describes the 
operating modes. Section 3 explains the components design 
and Section 4 presents the calculation of the component value 
for an 18 W LED driver. Finally, the verification of the 
converter circuit using PSCAD simulation is presented in 
Section 5. 
 
II. CIRCUIT CONFIGURATIONS AND OPERATING MODES 
 
The proposed isolated single-stage SEPIC-flyback converter 
in Figure 1 can be treated as two independent circuits where the 
PFC takes place in the SEPIC-like circuit and the regulated dc 
output stage occurs at the flyback-like circuit. The PFC stage 
consists of a filter inductance, 𝐿f, an input rectifier, a coupling 
capacitor, 𝐶f, and an input inductor, 𝐿1. When inductor 𝐿1 
behaves in discontinuous conduction mode (DCM), the 
converter can naturally draw near-unity power factor during a 
constant duty cycle switching and gives low THD at the input 
line. However, high current stress exists across the circuit 
components. In order to avoid high components cost and 
maintain reliability in the circuit system, the current in inductor 
𝐿1 is designed to be in continuous conduction mode (CCM) 
and still obtain a high power factor. A small filter inductor, 𝐿f 
and coupling capacitor, 𝐶f are employed to remove the high 




Figure 1: Proposed SEPIC-flyback converter. 
 
 
Figure 2: BIFRED converter. 
 
In Figure 1, the flyback dc-dc conversion stage involves a 
switch S1, an energy storage capacitor 𝐶B, an isolation 
transformer T1, an output capacitor 𝐶o, and an output diode, D2. 
The proposed circuit configuration is somewhat similar to the 
boost-integrated flyback- rectifier energy- storage dc-to-dc 
converter (BIFRED) as shown in Figure 2. The difference in 
the proposed SEPIC-flyback circuit with the BIFRED is that 
the proposed converter eliminates diode,
 
D1 .  
According to [16], if the dc-dc stage of the BIFRED 
converter operates in CCM, the energy storage capacitor 
voltage 𝑉C1 is strongly dependant on the line voltage and load 
current variations. Simply put, the capacitor 𝐶1 exhibits high 
voltage stress at light load and high input voltage. It is possible 
to keep the voltage across capacitor  𝐶1 at the range below 
450V if the dc-dc stage operates in DCM because the voltage is 
independent of the output current and becomes dependent on 
the inductor instead. However, the DCM operation results in a 
high current stress problem in the switch S1. 
In the proposed circuit, the flyback side is allowed to operate 
in CCM.  In fact, output current ripple is lower in CCM if 
compared to DCM [17]. The energy storage capacitor, 𝐶B and 
transformer magnetizing inductance is properly designed to 
obtain voltage lower than the commercial capacitor rating of 
450V or 600V especially during light load. Also, an 
appropriate value selection of the capacitor 𝐶B and transformer 
magnetizing inductance results in a less–distorted less-ripple 
input and output current enabling the usage of non-electrolytic 
capacitor to prolong the lifetime of the LED system. 
Figure 3 describes the key waveform of the proposed circuit 
during half-line cycle of input frequency. Two steady-state 
operation modes exist for the proposed converter, which 
depends on the state of the power switch, S1 and the output 
diode,
 
D2 as shown in Figure 4. For simplifying the analysis, 
the following assumptions are made: 
(a) The input voltage is an ideal sinusoidal wave, 𝑉in(t) =
𝑉m sin ωt where 𝑉m is the peak input voltage and ω is 
the angular frequency. The diode rectifier is ideal 
and 𝑉rec(t) = 𝑉m|sin ωt|.  
(b) The switching frequency, 𝑓s is much higher than the ac 
line frequency and the ac source is regarded as a 
constant voltage source during one switching period,   
(c) The transformer winding ratio, [
𝑁2
𝑁1
] is one. 
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Figure 3: Operating waveforms of the proposed SEPIC-flyback converter. 
 
A. Mode I [𝑡0 ≤𝑡<𝑡1] 
Mode I happens when switch S1 is turned on at time 𝑡 = 𝑡0. 
The rectified voltage, 𝑣rec is imposed across the inductor 𝐿1. 
The increasing energy associated with inductor current 𝑖L1  is 







                                      (1) 
     
At the same time, the energy stored in the magnetizing 
inductance of transformer T1 is discharged to capacitor 𝐶B in 
the direction of 𝑖CB  as portrayed in Figure 4. Thus, current and 
voltage across 𝐶B are: 
 
𝑉CB(𝑡) =  𝑉Lm(𝑡)                                (2) 
𝑖CB(𝑡) =  −𝑖Lm(𝑡)                               (3) 
 
Switch S1 then carries the total current across inductor 𝐿1 
and capacitor 𝐶B. 
 
𝑖S1(𝑡) =  𝑖L1(𝑡) + 𝑖CB(𝑡)                         (4) 
     
At this mode, since the output diode is in reverse biased, the 
output capacitor 𝐶o solely provides current to the load. 
 
 
(a) Mode I 
 
(a) Mode II 
 
Figure 4: SEPIC-flyback topological modes 
 
𝑖Co(𝑡) =  −
𝑉o(𝑡)
𝑅δ
                                 (5) 
 
where 𝑅δ is the resistance parameter for the LED lamp 
equivalent circuit.This mode terminates when S1 is switched 
off and voltage at D2 is more than zero commencing the next 
interval. 
 
𝑉D2(𝑡) = 𝑉CB(𝑡) [
𝑁2
𝑁1
] − 𝑉o(𝑡) < 0                   (6) 
 
B. Mode II [𝑡1 ≤𝑡<𝑡2] 
The output diode is forward biased when switch S1 is turned 
off, indicating the start of Mode II. Assume that the 
magnetizing inductance is large enough and 𝑖Lm  is negligible, 
then the current in the output diode D2 can be expressed as 
 
𝑖D2(𝑡) = 𝑖CB(𝑡) [
𝑁1
𝑁2
]  = 𝑖Co(𝑡) + 𝑖o(𝑡)                (7)   
 
During this mode, the energy in inductor 𝐿1 and capacitor 𝐶B 
are discharged and the magnetizing inductance, 𝐿m is charged. 
 
𝑖L1(𝑡) = 𝑖CB(𝑡) =
𝑉rec(𝑡)−(𝑉CB(𝑡)+𝑉′o(𝑡))
𝐿1
                  (8)  
       
where 𝑉’𝑜 is the primary side referred output voltage. The 
changes of secondary current, ∆𝑖sec is in proportion to the 
changes of primary current,
 
∆𝑖pri  and the transformer winding 
ratio in order to charge the output capacitor, 𝐶o  and power up 
the LED. Assume an ideal diode, where the voltage drop in D2 
is zero. Therefore, the primary (V1) and secondary (V2) voltages 
is written as: 
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𝑉1(𝑡) = 𝑉2(𝑡) [
𝑁1
𝑁2
] = 𝑉′o(𝑡)                (9) 
 
III. DESIGN ANALYSIS 
 
A. Capacitor CB Design 
The energy storage capacitor,
 
 𝐶B is employed between the 
power switch and transformer for balancing the input and 
output power. The value for capacitor  𝐶B should be properly 
selected so as the rise time for voltage 𝑉CB is not too slow as 
compared to the rise time for voltage across the filter 
capacitor, 𝐶f. If value for capacitor  𝐶B is too big, then the reset 
time for inductor 𝐿1 will be longer and the current will 
eventually go to the negative value. This current will flow to 
the capacitor 𝐶f and the input line waveform will be distorted. 








                        (10) 
 
where T is the switching period and D is the duty cycle. The 
capacitor charge balance for output capacitor is zero in one 
switching period. Using equations (5) and (7), the charge 











) = 0                (11) 
 
where D’ is (1 − 𝐷). Equation (11) is simplified and the 








]                           (12) 
 
The voltage second balance in Modes I and II of inductors 
𝐿1 and 𝐿m are considered in the representation of the voltage 
across capacitor 𝐶B.  Equations (1) and (8) are used to solve 
the voltage second of 𝐿1. 
 
𝐷. 𝑉rec + 𝐷′(𝑉rec − 𝑉′o − 𝑉CB) = 0                (13) 
 




− 𝑉′o                            (14) 
 
Moreover, Equations (2) and (9) are used to express the 
voltage second balance of inductor 𝐿m as: 
 
𝐷. 𝑉CB − 𝐷′. 𝑉′o = 0                       (15) 
 





                                (16) 
 
Equations (14) and (16) are rearranged so that the primary-





                              (17) 
 
By substituting Equation (17) into Equation (16), the 
voltage across capacitor 𝐶B can be expressed as: 







) = 𝑉rec                 (18) 
 
The value for capacitor 𝐶B can be obtained by substituting 








                   (19) 
 
B. Input Inductor Design 
An input inductor,
 
𝐿1 gives a smooth continuous input 
current waveform that leads to a small line input filter 
adoption. The variation of voltage across 𝐿1 is found from 
equation (1) where: 
 
𝑉L1(t) = 𝑉rec(𝑡) = 𝐿1 (
∆𝑖L1
∆𝑡
) = 𝐿1 (
∆𝑖L1
𝐷𝑇
)      (20) 
 





                                (21) 
 
To solve for the current across inductor 𝐿1, the charge 
balance theory at capacitor 𝐶B and 𝐶o is used. Thus, from 
Equation (3) and (8), an equation for charge balance at 𝐶B is 
obtained.  
 
−𝐷. 𝑖Lm + 𝐷′𝑖L1   = 0                         (22) 
 





                                    (23) 
 
On the other hand, the current across capacitor 𝐶o during 
on-state and off-state of switch S1 to be expressed using the 





+ 𝐷′ (𝑖L1 + 𝑖Lm −
𝑉o
𝑅δ
)   = 0             (24)   
 





− 𝑖Lm                                   (25) 
 








− 𝑖Lm                                  (26)  
 








                                    (27)    
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2                 (28) 
 
C. Boundary Working Condition 
The boundary between the continuous and discontinuous 
behaviour is reached when the magnetizing inductor current 
falls to zero right at the end of the commutation cycle. The 
boundary expression for the duty cycle can be interpreted as: 
 
𝐷boundary = 1 − √
2𝑓s𝐿m
𝑅𝛿𝐿m
                              (29)  
 
If the DC-flyback side is operating in CCM, the duty cycle 
must stay lower than 𝐷boundary. As mentioned earlier, if the 
dc-dc stage operates at CCM, large energy is being dumped at 
the capacitor 𝐶B especially during light loads and high input 
line because the duty cycle cannot change instantaneously. 
This leads to a high voltage stress across the storage capacitor 
to balance the input-output power. It is reported in [18] that the 
voltage across the energy storage capacitor could reach 900 V 
at 0.5 A output current with input voltage of 120 Vrms. 
 
D. Capacitor Co Design 
The variation in the output capacitor 𝐶o is computed from 
the capacitance charge theory where: 
 
|∆𝑄| = 𝐶o∆𝑉o = (
𝑉o
𝑅δ
) 𝐷𝑇                 (30)    
               
and ∆𝑉o is the output voltage ripple. Expressing the output 








                               (31) 
   
IV. DESIGN EXAMPLE 
 
An 18W SEPIC-flyback circuit design is calculated based on 
the following parameters:  
1. AC input line voltage (𝑉ac) : 230 Vrms; 
2. Switching frequency (𝑓s) : 100 kHz; 
3. Duty cycle (D) : 0.2; 
4. Total forward voltage of LED (𝑉o) : 30 V; 
5. LED current (𝑖o) : 0.6 A. 
The main objectives are to get the power factor more than 
0.9, keep the harmonics within the IEC standard, to ensure 
capacitor 𝐶B has a low voltage rating; and to regulate the output 
ripple so that a non-electrolytic capacitor output can be 
employed.  
As the switching frequency is much higher than the input 
line frequency, rapid transitions in switching signal may 
interact with the power line signal, conducting noises in the 
circuit. To comply with the specified harmonic current 
emission standard in IEC6100-3-2 Class C, adding an inductor 
𝐿f helps to raise the impedance of the current path from the 
power source. The conducted interference noise is suppressed, 
thus resulting in lower harmonics distortion. In accordance to 








                           (32) 
 
where 𝑋Lf = 2π𝑓s𝐿f. Then, the filter inductor,  Lf is solved to 
be 0.76 mH. A small resonant capacitor is added at the front 
end of the rectifier in order to effectively shunt the noise. To 
calculate for the filter capacitor, 𝐶f, the attenuation of 24 db at 
the switching frequency of 100 kHz is assumed [20]. So, the 






) = 25, 118 Hz            (33) 
 
It can be seen that the corner frequency is sufficiently less 
compared to the switching frequency, 𝑓s. So, the filter will 






= 52 nF                      (34) 
 
The inductor 𝐿1 value is calculated by first determining the 






2 = 0.4 A                       (35) 
 
Assuming the inductor 𝐿1 peak-to-peak current is half the 





= 3.25 mH                    (36) 
 
Assuming that the ripple voltage is 1% and the transformer 








= 0.4 μF               (37) 
      
To calculate the output capacitor value, assuming that the 
desired output ripple voltage is 1%, therefore from (31), the 








= 4 μF                           (38) 
 
V. SIMULATION RESULTS 
 
In order to verify the proposed converter, the simulation of 
an 18W SEPIC-flyback circuit model was carried out using 
PSCAD software in accordance to the design example 
discussed before. Table 3 summarizes the parameters of the 
components for the proposed circuit configuration. 
Figure 6 shows the waveforms of input voltage, 𝑉in and input 
current, 𝑖in when the input line voltages is 240 𝑉rms at 50 Hz 
line frequency. It can be observed that the input current 
waveform is a smooth sinusoidal and follows the input voltage 
closely. The power factor achieved is more than 0.9 with a 
THD of 7.88%. By assuming that the power factor is unity, 
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Figure 5 compares the harmonics content of the input current 
with standard IEC 6100-3-2 Class C regulation for input power 
less than 25W. It can be seen that the proposed converter 
satisfies the standard IEC harmonics limit with only about 7% 






Duty cycle 0.2 
Capacitor CB 0.4 μF 
Filter capacitor, Cf 52 nF 
Output capacitor, Co 4 μF 
Inductor L1 3.25 mH 
Filter inductor, Lf 0.76 mH 
Capacitor CB 0.4 μF 
 
From Figure 7, the switching peak voltage of 383 V at 30 V 
voltage output is observed. Meanwhile, peak voltage of 365 V 
across capacitor 𝐶B is observed during the same interval as in 
Figure 8. Figure 9 shows the overvoltage stress across 
capacitor, 𝐶B as a function of the load variation at different 
input voltage with 50 Hz line frequency. The proposed 
converter maintains voltage below than 450 V from 4 W to 20 
W output power, entailing a low cost 450 V/600 V capacitor 
rating adoption.  
Figure 10 and Figure 11 illustrate the detailed output 
voltage and output current waveforms. The average output 
current is 0.59 A with approximate 3% peak-to-peak ripple. An 
average of 29.6 V output voltage with approximate 3% peak-
to-peak ripple is observed at the load side. Generally, LED 
manufacturers recommend about ±5% to ±20% of the DC 
output current ripple [21]. This proves that the proposed circuit 
could implement a 4 μF non-electrolytic capacitor at the DC-
bus side to produce a stable DC output power with only 3% 
ripple. This will maintain the projected lifetime of the LED.  
 
 




Figure 6: Simulated waveforms of input voltage (Vin = 230 Vrms) and input 
current (iin =0.24 Arms) 
 
 
Figure 7: Simulated waveforms of switch S1 (VS1,max =383V). 
 
 




Figure 9: Capacitor  𝐶B voltage over load variation. 
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Figure 10: Simulated waveforms of output current (Io = 0.59A) 
 
 




This paper presents the design of an 18W SEPIC-flyback 
converter. The proposed circuit is validated using PSCAD 
software and the results obtained are presented. The proposed 
circuit has a power factor more than 0.9, THD of 7.88% and a 
maximum output ripple voltage of 3%. There is no high 
voltage stress at the storage capacitor as can be seen from 
results where voltages below than 450 V are obtained. The 
proposed circuit can also preserve the lifespan of the LED 
because a non-electrolytic capacitor can be used. Additionally, 
the proposed converter provides protection for the LED lights 
through the transformer isolation. The authors intend to carry 
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